# When SVM-03 board does not work

This document shows a check chart when the SVM-03 board does not operate, for example the screen becomes black and cannot be loaded properly, etc...

⇒For SVM-03U mode (USB connection)

 $\Rightarrow$  For SVM-03 mode (HDMI connection)

# For SVM-03U mode (USB connection)



### 1.1. <u>The board is powered off</u>

• A blown fuse, insufficient power supply rating, or a board failure may have occurred.

# 1.2. <u>Video signal is not input properly or VSync is not detected correctly</u>

- · Adjust VDDL voltage to the target voltage level.
- When the format is Embedded Sync, set from SVMCtl.
- · Check the VS, HS and DCK signals with the check pins on the board.
- · If all the LEDs are lit, please contact us because rewriting of SPI-ROM is required.

#### 1.3. <u>DIP SW setting is incorrect</u>

- When the input bit width is 16-24bit, turn on DIP SW No.1.
- When DIP SW No. 8 is OFF, turn it ON and connect the cable again.

#### 1.4. <u>PC does not recognize it correctly</u>

- When the title is "SVMCtl +[No Device]"
- ⇒Device is not recognized. Install SVM-03 driver.
- When the title is "SVMCtl +[SVM-03U] (USB2.0)"
- $\Rightarrow$ It is recognized as USB2.0 device. Check the USB3.0 cable and port.

# 2. <u>Check the format</u>

Start the "SVMCtl" tool and display the "SVM Info" screen.





#### 2.1. <u>Pixel clock is not recognized</u>

• Check the DCK signal.

## 2.2. <u>HSync settings and clock polarity are incorrect</u>

• In the case of TCB\_HSPP = (correct width)  $\pm 2$ 

 $\Rightarrow$ The polarity of the pixel clock may be different. Invert the clock polarity from SVMCtl and try again.

• In the case of TCB\_HSPP < 10

 $\Rightarrow$ The incorrect HS ync signal is being input. Check the wiring.

• Other than those above

 $\Rightarrow$ The sync signal is detected, but the setting of the HSync polarity or VSync polarity may be reversed. The clock polarity of HSync / VSync set correctly from SVMCtl, and try again.

#### 2.3. <u>VSync settings are incorrect</u>

 $\Rightarrow$ The sync signal is detected, but the setting of the VSync polarity may be reversed. The clock polarity of VSync set correctly from SVMCtl, and try again.

# 3. <u>Check board settings</u>

Click the "SVM Setting ..." button from SVMCt1 to call the SVM Setting screen. The setting items related to import are as follows. After completing the settings, you need to restart the board by pressing the "Set" button.

Polarity of Pixel Clock Edge	( • ↑ (L -> H)	○ ↓ (H -> L)	Set the polarity of the clock and
Polarity of H-Sync	C Low Active	C High Active	synchronization signal from the image
Polarity of V-Sync	• Low Active	C High Active	sensor.
Embedded Sync (BT.656)	OFF	C ON	Set whether to import as Embedded Sync(BT.656). (Normally OFF)
Polarity of DE	C Low Active	C High Active	Set the polarity of the Data Enable (DE)
DE Input Mode (P1)	· OFF	C ON	signal and whether DE signal is
			enabled. DE signal is input to P1
			pin. When not using DE signal, turn
			OFF "DE Input Mode".
Clipping		Detail	Displays the ON $/$ OFF status of screen
			clipping. Make settings in "Detail"
UVC Setting			Set the resolution, FPS, color space,
UVC Resolution	1280 x	720	etc. of the video signal to be
UVC FPS	30		captured.
UVC Color Space	UYVY	•	
FX3 Version 57			Displays the firmware and FPGA
FPGA Version 1.87			configuration version.
			-



# 3.1. If you use an old FW or FPGA version

Please update to the latest image from our web page and try again.

# 3.2. <u>Resolution and pixel format settings are different</u>

When the resolution setting is different from the input video, the video cannot be received from the PC at all. Make the correct settings and restart the board.

#### 3.3. The signal format and board settings do not match

Make the correct settings and restart the board.

### 3.4. When the clipping setting is ON, pay attention to the resolution setting

When clipping is enabled, <u>you must enter the resolution after clipping in "UVC Resolution"</u>. Also, if the clipping resolution is larger than the resolution of the input video, it cannot

capture normally.

# 4. If the above does not help

⇒Another factor is considered. If the symptom does not change even after changing the PC or connecting to a different USB port, please contact our support with a capture of the SVM Setting screen and SVM Info screen.

# For SVM-03 mode (HDMI connection)



# 1. <u>Check the hardware.</u>

### 1.1. <u>The board is powered off</u>

• A blown fuse, insufficient power supply rating, or a board failure may have occurred.

### 1.2. <u>Video signal is not input properly or VSync is not detected correctly</u>

- Adjust VDDL voltage to the target voltage level.
- When the format is Embedded Sync, set from SVMCtl.
- $\cdot$  Check the VS, HS and DCK signals with the check pins on the board.
- · If all the LEDs are lit, please contact us because rewriting of SPI-ROM is required.

# 1.3. <u>DIP SW setting is incorrect</u>

- When the input bit width is 16-24bit, turn on DIP SW No.1.
- $\cdot$  When DIP SW No.8 is ON, turn it OFF and connect the cable again.
- Output resolution and output mode (HDMI / DVI) can be selected on the SVM-O3 side, but some monitors may only support some modes. Try changing the settings below.

SW#	item	0FF	ON
5	Monitor output mode selection	HDMI mode	DVI mode
		(YUV4:2:2)	(RGB4:4:4)
6	Monitor output size setting	1080p (1920 x 1080)	720p (1280 x 720)
7	Monitor output frame rate setting	60 [fps]	30 [fps]

#### 2. <u>Check the format</u>

Start the "SVMCtl" tool and display the "SVM Info" screen.



**2.1.** <u>Pixel clock is not recognized</u>  $\Rightarrow \cdot$  Check the DCK signal.

# 2.2. <u>HSync settings and clock polarity are incorrect</u>

• In the case of TCB\_HSPP = (correct width)  $\pm 2$ 

 $\Rightarrow$ The polarity of the pixel clock may be different. Invert the clock polarity from SVMCtl and try again.

• In the case of TCB\_HSPP < 10

 $\Rightarrow$ The incorrect HS ync signal is being input. Check the wiring.

• Other than those above

⇒The sync signal is detected, but the setting of the HSync polarity or VSync polarity may be reversed. The clock polarity of HSync / VSync set correctly from SVMCtl, and try again.

#### 2.3. <u>VSync settings are incorrect</u>

 $\Rightarrow$ The sync signal is detected, but the setting of the VSync polarity may be reversed. The clock polarity of VSync set correctly from SVMCtl, and try again.

# 3. <u>Check board settings</u>

Click the "SVM Setting ..." button from SVMCt1 to call the SVM Setting screen. The setting items related to import are as follows. After completing the settings, you need to restart the board by pressing the "Set" button.

Polarity of Pixel Clock Edge	(● ↑ (L -> H)	○ ↓ (H -> L)	Set the polarity of the clock and
Polarity of H-Sync	Contractive	C High Active	synchronization signal from the image
Polarity of V-Sync	Cow Active	C High Active	sensor.
Embodded Sume (PT SES)	G OFF	CON	Set whether to import as Embedded Sync
Embedded Sync (B1.050)		() ON	(BT.656). (Normally OFF)
Polarity of DE	• Low Active	C High Active	Set the polarity of the Data Enable (DE)
DE Input Mode (P1)	OFF	C ON	signal and whether DE signal is
			enabled. DE signal is input to P1
			pin. When not using DE signal, turn
			OFF "DE Input Mode".
Clipping	055	Detail	Displays the ON / OFF status of screen
			clipping. Make settings in "Detail"
FX3 Version 118			Displays the firmware and FPGA
FPGA Version 1.82			configuration version.



### 3.1. If you Use an old FW or FPGA version

Please update to the latest image from our web page and try again.

# 3.2. <u>the signal format and board settings do not match</u>

Make the correct settings and restart the board.

# 4. <u>If the above does not help</u>

 $\Rightarrow$ Another factor is considered. If the symptom does not change even after changing the PC or connecting to a different USB port, please contact our support with a capture of the SVM Setting screen and SVM Info screen.